



2023 RPL Block Diagram (Roadster - ZGRC/ ZGRE)

1






Size	Document Number	Rev
	ADL-HX 1/7 (JTAG/MISC)	1A
Date:	Wednesday, February 15, 2023	Sheet 2 of 149




Interleave / butterfly






+VCCIN_AUX (7,143)
+VCC_GT (7,141,142)
+1V1_VDD2 (7,11,114,131)
+VCC1P8_PROC (16,123)
+VCC1P05_PROC (2,11,12,141,145)

ADL-HX Processor (POWER)


ESD Close to CPU Side








J5-SI-1202 change to MESD11LH5.0CT5G(BCD11LH5200)
J5-PV-0104 Change FP to esd-0_61x0_31-2p




ADL-HX Processor (POWER)





+VCC_CORE (5,6,141,142)
 +VCC_GT (5,141,142)
 +VCCIN_AUX (5,143)




ADL-HX








PCH_JTAGX




LAN WAKE




RTC Circuitry(RTC)


RTC Power trace width 20mils.



WLAN WAKE




TBT M.R WAKE




WoWLAN


For Dis (M.S.) module only



DRAM reset




RTC Clock 32.768KHz




Check Y1/Y4 all need pilot run A to C1

Check Y4 for C2/RAMP



H_PECI (50ohm) Trace Length: <0.5 inches



Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH


Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH



Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH

Place close to PCH


Place close to PCH

Place close to PCH

Quanta Computer Inc. PROJECT : Helios (ZGRC)

Size Document Number PCH 3/7 (SATA/LPC/CLK) Rev 1A








Date: Wednesday, February 15, 2023 Sheet 11 of 149




1. GPP J and GPP S groups support 1.8 V only.
2. GPD group supports 3.3 V only.
3. Others groups support per-group configurable voltage, which allows selection of 1.8 V or 3.3 V. The voltage of each GPIO group is selected by both connecting the corresponding GPIO power supply pin and setting the corresponding Group Master Voltage Select soft strap to the desired voltage (i.e 3.3 V or 1.8 V).

Name	Description	ZGP SET
VCCPGPPA	1.8 V or 3.3 V	1.8V
VCCPGPPEFK	1.8 V or 3.3 V	3.3V
VCCPGPPIR	1.8 V or 3.3 V	3.3V
VCCPGPPGH	1.8 V or 3.3 V	3.3V
VCCPGPPBC	1.8 V or 3.3 V	3.3V
VCCPGPPD	1.8 V or 3.3 V	3.3V


ESD Close to PCH Side






TOP SWAP OVERRIDE STRAP

0 = Disable "TOP Swap" Mode (Default)
1 = Enable "TOP Swap" Mode


**NO REBOOT**

0 = Disable "No Reboot" Mode (Default)
1 = Enable "No Reboot" Mode

**TLS CONFIDENTIALITY ENABLED**


0 = Disable ME Crypto TLS(Default)
1 = Enable ME Crypto TLS with Confidentiality

INTERNAL 20K PD

**eSPI Disable**


0 = Enable eSPI (Default)
1 = Disable eSPI

INTERNAL 20K PD


**CPUNSSC Clock Frequency**

00 = 24MHz
01 = Reserved
10 = 38.4 MHz (Default)
11 = 25 MHz


INTERNAL 20K PD

**RESERVED**


External pull-up is required. Recommend 4.7 kohm pull up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

**RESERVED**

Recommend 20K if pulled up to 3.3V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.


**RESERVED**

Recommend 100K if pulled up to 3.3V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.


**Flash Descriptor Security Override**

High: DISABLE
Low: ENABLE


WEAK INTERNAL PD 20K
IPD

EC- Hi Disable the Override**ESPI FLASH SHARING MODE**

This signal has a weak internal pull-down.
0 = Master Attached Flash Sharing (MAFS) enabled (Default)
1 = Slave Attached Flash Sharing (SAFS) enabled.
Notes:
INTERNAL 20K PD


**JTAG ODT Disable**

0=> JTAG ODT is disabled (default)
1=> JTAG ODT is enabled


**VCCSPI Voltage Configuration**

0 = VCCSPI at 3.3V (Default)
1 = VCCSPI at 1.1V


INTERNAL 20K PD

**Reserved**


This strap should sample Hi.

**XTAL INPUT MODE**

LOW: XTAL ATTACHED
HIGH: SINGLE-ENDED INPUT

**M.2 CNVi Mode Select**

High: Integrated CNVi disabled
Low: Integrated CNVi enabled

**Boot BIOS Strap (BBS)**

0=> BIOS fetches are routed to SPI (MAF) or the eSPI Flash Channel (SAF)
1=> BIOS fetches are routed to the eSPI Peripheral Channel


INTERNAL 20K PD





Quanta Computer Inc.

PROJECT : Helios (ZGRC)


Size	Document Number	Rev
	PCH 5/7 (GPIO)	1A
Date:	Wednesday, February 15, 2023	Sheet 15 of 149



ID.NO	Function	Low High	
BOARD_ID0 GPP_E7	dTPM	0=No	1=Yes
BOARD_ID1 GPP_E21	CPU_ID0	CPU_ID2:CPU_ID1:CPU_ID0 000=i5, 001=i7, 010=i9, 011="111=N/A"	
BOARD_ID2 GPP_E20	CPU_ID1		
BOARD_ID3 GPP_E19	CPU_ID2		
BOARD_ID4 GPP_E18	GPU_ID0	GPU_ID2:GPU_ID1:GPU_ID0 010=MB2 111=MB1	
BOARD_ID5 GPP_E17	GPU_ID1		
BOARD_ID6 GPP_E16	GPU_ID2		
BOARD_ID7 GPP_E15	Project ID0	ID0 [0=Helios, 1=Nitro] ID1 [0=16", 1=non 16"]	
BOARD_ID8 GPP_E14	Project ID1		
BOARD_ID9 GPP_E13	Project ID2		
BOARD_ID10 GPP_E9	NVIDIA DDS	0=No	1=Yes
BOARD_ID11 GPP_R21	KB_ID0	KB_ID1:KB_ID0 00=Single, 01=3zone 10=4zone, 11=PerKey	
BOARD_ID12 GPP_R20	KB_ID1		
BOARD_ID13 GPP_R19	GPU_ID0	GPU_ID2:GPU_ID1:GPU_ID0 000=GNZ1-X9 001=GNZ1-X11 111=GNZ0-E6	
BOARD_ID14 GPP_R18	GPU_ID1		
BOARD_ID15 GPP_R17	GPU_ID2		
BOARD_ID16 GPP_R16	Reserve		
BOARD_ID17 GPP_R15	Reserve		
BOARD_ID18 GPP_R14	Reserve		
BOARD_ID19 GPP_R13	Reserve		
BOARD_ID20 GPP_R12	Reserve		




D										D
C										C
B										B
A										A

		Quanta Computer Inc. PROJECT : ZGN		
Size A	Document Number LTE DB			Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	18	of 149

PCH

(11) PCH_SPI1_SO
(11,15) PCH_SPI1_SI
(11,15) PCH_SPI_IO3
(11,15) PCH_SPI_IO2
(11) PCH_SPI_CS0#
(11) PCH_SPI1_CLK

E3A



PCH_SPI1_SO_R
PCH_SPI1_SI_R
PCH_SPI_IO3_R
PCH_SPI_IO2_R
PCH_SPI_CS0#_R
PCH_SPI1_CLK_R

ROM
SPI1_SO_R
SPI1_SI_R
SPI_IO3_R
SPI_IO2_R
SPI_CS0#_R
SPI1_CLK_R

ROM

TPM

(20) TPM_SPI1_CLK
(20) TPM_SPI1_SI
(20) TPM_SPI1_SO

RB14 TPM@15 1% 2
RB16 TPM@15 1% 2
RB18 TPM@15 1% 2


E3A

RB13 49.9 1% 2
RB15 0 5% 2
RB17 49.9 1% 2
RB19 49.9 1% 2

PCH_SPI1_CLK_EC (86)
PCH_SPI1_CS0#_EC (86)
PCH_SPI1_SI_EC (86)
PCH_SPI1_SO_EC (86)

EC


For Glitch Free



BIOS ROM (WSON)



PVT

	Vender	Size	P/N	WSON8
	Winbond	32M	AKE3JF-KN01	W25Q256JVEIN
	MAX	32M	AKE3JZ-KZ01	MX25L25673GZ4I-08G
	Winbond	16M	AKE3DF-KN01	W25Q128JVSIIQ(SOIC




Quanta Computer Inc.
PROJECT : ZGN

Size B	Document Number BIOSROM	Rev A1A
Date:	Wednesday, February 15, 2023	Sheet 19 of 149




TPM	RA	RB	RC	RD	RE	RF	PN
NPCT750AAYX	Stuff	NC	NC	Stuff	Stuff	Reserve	-----
ST33TPHF20SPI	NC	NC	Stuff	NC	NC	NC	-----
SLB9670/SLB9672	Stuff	Stuff	Stuff	Stuff	Stuff	NC	-----




NOTE:

- Place 0.1 uF capacitors as close as possible to the device power pins.
- VHIO can be either +3.3V or +1.8V.
- It is recommended to connect VHIO to V_RUN.
- VALW can be either +3.3V or +1.8V.
- VALW power rail should be powered whenever the system is powered by any power source.
- For details regarding the TPM power sequence, see the NPCT75x Datasheet and Board Design Guidelines.


DDR5 SODIMM (Reverse)




DDR5 CRC / Parity error indicator



Debug purposal





Place these Caps near So-Dimm




Memeoy Size Note [619501 - P.112]
Channels A and B can be mapped for physical channel 0 and 1 respectively or vice versa; however, channel A size should be greater or equal to channel B size.


DDR5 SODIMM (Standard)




DDR5 CRC / Parity error indicator



Debug purposal




Place these Caps near So-Dimm





RVP: 47uFx2+10uFx3+1uFx1


D										D
C										C
B										B
A										A



		Quanta Computer Inc. PROJECT : ZGN		
Size A	Document Number LTE DB			Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	23	of 149

D										D
C										C
B										B
A										A



		Quanta Computer Inc. PROJECT : ZGN		
Size A	Document Number LTE DB			Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	24	of 149









+1V_GFX (25,29,34,131)
+1.8V_AON (25,30,31,32,35,38,39,40,41,45,47,126,130,131)
+CORE_PLLVDD (29,30)




[IFP IOVDD_x]
1uF-0402/0201W-x5
4.7u-0603-x3
1u-0402/0201W-x5




ZVT2

TCP0/DP0

GB5B Reseve




HDMI/Re-Driver





GB5-256 (GN20E) : IFPC
GB5B-256 (GN21E) : IFPA

GB5-256 (GN20E) : IFPD
GB5B-256 (GN21E) : IFPB




eDP






ROM_CS_R	TPG5
ROM_SO	TPG5
ROM_SI_R	TPG5
ROM_SCLK_R	TPG5
GPIO26_SPI_WP#	TPG5




String Prefix	RAMCFG String Number		
STRAP2	STRAP1	STRAP0	(See Memory P/L for memory configs corresponding to these inputs)
L	L	L	0 (RAM00)
L	L	H	1 (RAM01)
L	H	L	2 (RAM02)
L	H	H	3 (RAM03)
H	L	L	4 (RAM04)
H	L	H	5 (RAM05)
H	H	L	6 (RAM06)
H	H	H	7 (RAM07)
L	L	L	8 (RAM08)
L	L	H	9 (RAM09)
L	H	L	10 (RAM10)
L	H	H	11 (RAM11)
H	L	L	12 (RAM12)
H	L	H	13 (RAM13)
H	H	L	14 (RAM14)
H	H	H	15 (RAM15)

ROM_SO	ROM_SI	ROM_SCLK	FS_OVERT Strap
L	L	L	FS_OVERT# function DISABLED
L	L	H	FS_OVERT# function ENABLED (Default)




	RAMCFG [2:0]	DESCRIPTION	Vendor	Vendor P/N	TOP P/N	QB P/N
QS	0 (0x0)	IC SGRAM(180PJK)4ZAF325BC-SC20 STNBS	Samsung 16Gb x16 C-die	K4ZAF325BC-SC20	AKG5RGUT507	


(3) NVVDD ENABLE (GB5B) 1V8_MAIN ENABLE(GB5)




(4) PEX_VDD_ENABLE




(5) FBVDDQ ENABLE for GC6



(2) 1V8_AON ENABLE




(1) 1V2_AON ENABLE



(DGPU_PWR_EN) --> 1V8_AON(VPP) --> (NVVDD_EN) --> NVVDD --> (NVVDD_PG) --> PEXVDD (1V_GFX) --> FBVDD --> (FBVDD_PG) --> (DGPU_PWROK_Q) --> (PEX_RST#)

OVER TEMP.





NVVDD POWER GOOD BACK
[!(NVVDD_PGGOOD || GC6FEN) && (PEX_RST#)]




PEX_VDD_ENABLE

Table 4.6 Low Power State Summary



Low Power Features	1V8	NV3V3	MSVDD	NVVDD	PEXVDD	VPP	FBVDD	3V3	PWR
Normal Operation	ON	ON	ON	ON	ON	ON	ON	ON	ON
P-State 4.0 Rail Gating (NVVDD & MSVDD split)	ON	ON	ON	OFF	ON	ON	ON	ON	ON
P-State 4.0 Rail Gating (NVVDD & MSVDD merged)	ON	ON	ON	ON	ON	ON	ON	ON	ON
GC6 3.0	ON	ON	OFF	OFF	OFF	ON	ON	ON	ON
GC-OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON
OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF


POWER GOOD












The image displays three circuit diagrams illustrating the placement of decoupling capacitors for different power supply pins:

- +1.8V_AON:** This diagram shows a power pin connected to a series of capacitors labeled CG529 through CG556. Each capacitor is rated "15pF/25V 2". The capacitors are connected in parallel to a common ground point.
- +FBVDDQ_MEM:** This diagram shows a power pin connected to a series of capacitors labeled CG538 through CG544. Each capacitor is rated "15pF/25V 2". The capacitors are connected in parallel to a common ground point.
- +FBVDDQ_MEM:** This diagram shows a power pin connected to a series of capacitors labeled CG545 through CG547. Each capacitor is rated "15pF/25V 2". The capacitors are connected in parallel to a common ground point.




UNDER GPU
[24x1uF + 8x10uF]
NEAR GPU
[5x10uF + 9x22uF]



D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size	Document Number		Rev
A	LTE DB		A1A
Date:	Wednesday, February 15, 2023	Sheet	36 of 149

Hole




Clips







MEMORY: FBB Partition 31..0 x16 Dual Channel DRAM




MEMORY: FBB Partition 63..32 x16 Dual Channel DRAM






MEMORY: FBC Partition 31..0x16 Dual Channel DRAM





MEMORY: FBC Partition 63..32 x16 Dual Channel DRAM





DRAM x16
CLOSE or UNDER DRAM
[18x1uF + 4x10uF]
AROUND DRAM
[2x10uF + 6x22uF]
UNDER OR AROUND DRAM
Option -> [1x220uF]


1.8V VPP
CLOSE OR UNDER DRAM
[4x1uF]




DRAM x16
CLOSE or UNDER DRAM
[18x1uF + 4x10uF]
AROUND DRAM
[2x10uF + 6x22uF]
UNDER OR AROUND DRAM
Option -> [1x220uF]


1.8V VPP
CLOSE OR UNDER DRAM
[4x1uF]

D										D
C										C
B										B
A										A

		Quanta Computer Inc. PROJECT : ZGN		
Size A	Document Number LTE DB			Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	42	of 149

D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size	Document Number		Rev
A	LTE DB		A1A
Date:	Wednesday, February 15, 2023	Sheet	43 of 149




MUX Control


SEL	Selected Port
1	Port A
0	Port B

0: CPU
1: GPU

BSS138:BAM01380009 vendor spec




Input EQ



Value	EQ0	EQ1
3.2 dB	0	O/R
3.8 dB	0	F/1
4.7 dB	R	O/R
5.9 dB	R	F/1
7.0 dB	F	O/R
7.8 dB	F	F/1
9.0 dB	1	O/R
10.3 dB	1	F/1

Value	EQ2	EQ1
3.2 dB	0	O/F
3.8 dB	0	R/1
4.7 dB	R	O/F
5.9 dB	R	R/1
7.0 dB	F	O/F
7.8 dB	F	R/1
9.0 dB	1	O/F
10.3 dB	1	R/1


Gain and Output Swing



Gain	Swing	AFS or BFS
-3.5 dB	4.7K	0
-0.5 dB	4.7K	R
-3.5 dB	NC	F
-0.5 dB	NC	1

State	Pull-up	Pull-down
0	NC	0
R	NC	68K
F	NC	NC
1	0	NC


GPU PWM Level shift




PWM OUT Enable Level shift




Backlight On




Power




PWM (Backlight)



LCDVCC



D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	46 of 149

DVR2








1

is

ivine

For ESD SOC
Layout note: Place close to HDMI Conn







Quanta Computer Inc.
PROJECT : Helios (ZGRC)

Size	Document Number	Rev
	HDMI CONN	1A
Date:	Wednesday, February 15, 2023	Sheet 48 of 148


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	50 of 149


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet 51 of	149


D										D
C										C
B										B
A										A

		Quanta Computer Inc. PROJECT : ZGN		
Size A	Document Number LTE DB			Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	52	of 149


PCIe Gen 4 #1



DECOUPLING



D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	54 of 149

PCIE 1X4

(3) PEG_RXN3_G4
(3) PEG_RXP3_G4
(3) PEG_TXN3_G4
(3) PEG_TXP3_G4
(3) PEG_RXN2_G4
(3) PEG_RXP2_G4
(3) PEG_TXN2_G4
(3) PEG_TXP2_G4
(3) PEG_RXN1_G4
(3) PEG_RXP1_G4
(3) PEG_TXN1_G4
(3) PEG_TXP1_G4
(3) PEG_RXN0_G4
(3) PEG_RXP0_G4
(3) PEG_TXN0_G4
(3) PEG_TXP0_G4
(9) CLK_PCIE_SSD-VGA_2N
(9) CLK_PCIE_SSD-VGA_2P

E3A

R2SS53 *Short 0201
R2SS33 *Short 0201

PEG_RXN3_R
PEG_RXP3_R
PEG_TXN3_R
PEG_TXP3_R

E3A

R2SS34 *Short 0201
R2SS35 *Short 0201

PEG_RXN2_R
PEG_RXP2_R
PEG_TXN2_R
PEG_TXP2_R

E3A

R2SS36 *Short 0201
R2SS37 *Short 0201

PEG_RXN1_R
PEG_RXP1_R
PEG_TXN1_R
PEG_TXP1_R

E3A

R2SS38 *Short 0201
R2SS39 *Short 0201

PEG_RXN0_R
PEG_RXP0_R
PEG_TXN0_R
PEG_TXP0_R

E3A

R2SS41 *Short 0201
R2SS42 *Short 0201

CLK_PCIE_SSD-VGA_2N_R
CLK_PCIE_SSD-VGA_2P_R

TP2SS5

NGFF2_PDET2

CN2SS1

NGFF MKEY

GND#1
GND#3
PETN3
PERP3
GND#7
PERN3
PERP3
GND#8
PETN2
PERP2
GND#9
PETN1
PERP1
GND#10
PERN1
PERP1
GND#11
SATA B+/PETN0
SATA B-/PETP0
GND#12
SATA A-/PERN0
SATA A+/PERP0
GND#13
REFCLKP
GND#14
NC#1
PEDET(OC-PCIE/GND-SATA)
GND#4
GND#5
GND#6
SUSCLK
PEDET(OC-PCIE/GND-SATA)
3.3Vaux_7
3.3Vaux_8
3.3Vaux_9
76
77
78
79
NASM0-S6701-TS40

+3V_SSD2

+3V_SSD2

TP2SS1

TP2SS2

TP2SS3



TP2SS4

+3V_SSD2

TP2SS5

PCIE_CLKREQ_3# (9)


DECOUPLING




Quanta Computer Inc.
PROJECT : ZGN

Size	Document Number	Rev
B	NGFF SSD #2 /PCIE	A1A
Date:	Wednesday, February 15, 2023	Sheet 55 of 149


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	56 of 149


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	57 of 149


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	58 of 149


D										D
C										C
B										B
A										A

		Quanta Computer Inc. PROJECT : ZGN		
Size A	Document Number LTE DB			Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	59	of 149


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	60 of 149


NGFF_M.2 WiFi & BT (NGF)




D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	62 of 149


D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	63 of 149


Codec ALC3324 (ADO)




Keyboard LED




Codec PWR 5V(ADO)




GROUND MOAT



Mute(ADO)






D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	65 of 149


Universal Audio Jack HEADPHONE/MIC/LINE combo (ADO)


Reference select with Line in and without line in

Reference




D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	67 of 149




確認SD最後決定走PCIe還是USB !!




MIC2 DC Bias

with Line in circuit




注意Placement與Routing (包在AGND中間)




機構留12Pin

U3 Re-timer Level shift




BLANK



Quanta Computer Inc.
PROJECT : ZGN

Size B	Document Number LAN Power	Rev A1A
Date: Wednesday, February 15, 2023		
Sheet 69 of 149		

D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	70 of 149

D

D

C


C

B


B

A

A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet 71 of	149

64



TBT_CIO_PLUG_EVENT R27135 *10K 1% 2 +3V_S5_TBT

DVT R27136 *10K 1% 2 +3V_MR

TBT_I2C_SDA R27129 2.2K 1% 2
TBT_I2C_SCL R27131 2.2K 1% 2

USB_FORCE_PWR R27142 100K 1% 2


TBT_FORCE_PWR R27153 *10K 1% 2 +3V_MR

R27155 100K 1% 2

BATLOW#_R R27132 10K 1% 2 +3V_S5_TBT

TBT_SLP_S3# R27138 10K 1% 2 +3V_MR

Signal	Pin	Value	Resistor	Resistor Value	Resistor Tolerance	Resistor Count
TBT_TDI	R27169	10K	1%	2		
TBT_TMS	R27170	10K	1%	2		
TBT_TCK	R27172	10K	1%	2		
TBT_TDO	R27173	10K	1%	2		



220 Ohm, 0.040 Ohm DCR, 2.5A Idc

3V_ML

RP1081 0.01 1% 6

3V_MR

C882 10uF 6.3V_4

D1

C883 10uF 6.3V_4

R27171 *Short_0603

3V_SS

RP1080 0.01 1% 6

3V_SS_TBT

220 Ohm, 0.040 Ohm DCR, 2.5A Idc

TP264	TBT_CIO_PLUG_EVENT
TP268	USB_FORCE_PWR
TP269	TBT_FORCE_PWR
TP267	RTD3_CIO_PWR_EN_R
TP270	TBT_RST#




Table 350. External Inductor Parameters

Inductance decreasing at 2.8A	0.6μH		10%
	0.68μH		20%



Titan Ridge DP

Figure 32. Power On Sequence






Table 436. Power On Sequence

Parameter	Description	Min	Max	Units	Comments
Tpwpr	From VCC3P3_SX at 90% to RESET_N de-assertion	100	-	us	
Trst_nt	RESET_N rise time	0.1	500	ns	





Quanta Computer Inc.
Project: HP-MONTES

Title
TBT3-Alpine Ridge (2/2)

Size
Document Number

Rev
1A

Page Modified: Wednesday, February 15, 2023

Sheet 74 of 149

BGA :-6mm x 6mm x 0.5mm



For update PD FW


test points sequence and pitch.
(2.54mm with PHY 1.02)

CCG6 SWD PROGRAMMING HEADER


Note:
CCG5/CCG5C I2C address is decided by the
SWD clock pin.
Don't mount SR2 and SR5 for the I2C
address 0x08. This is the default one. (Floating.)
Mount only SR5 for the I2C address 0x40. (PD)




76



RF CAPS




USB Type-C




Power Capacitance


77



ESD



RF CAPS




Quanta Computer Inc.
PROJECT : Helios (ZGRC)

Size	Document Number	Rev
	USB Type C #1	A1A

Date: Wednesday, February 15, 2023 Sheet 77 of 149


BLANK

			Quanta Computer Inc.		
			PROJECT : ZGN		
Size	Document Number				Rev
B	TypeA1-PS8811QFN36GTR2				A1A
Date:	Wednesday, February 15, 2023		Sheet	78	of 149

USB Charger (UBC)_BC 1.2

USB_BC_ON(Low)-->ILIM_L
USB_BC_ON(High)-->ILIM_H

Part Number	Description
AL002544001	TPS2544RTER
AL055544001	SLGC55544CVTR





USB Power

TypeA#1

Option
Check RF
Level2 SPEC
and remove,
short directly

Option Remove if stuff redriver




 Quanta Computer Inc. PROJECT : ZGN		
Size B	Document Number TypeA1-CONN/BC1.2	Rev A1A
Date:	Wednesday, February 15, 2023	Sheet 79 of 149

BLANK




Quanta Computer Inc.
PROJECT : ZGN

Size B	Document Number TypeA2-PS8811QFN36GTR2	Rev A1A
Date:	Wednesday, February 15, 2023	Sheet 80 of 149




USB Power




TypeA#2


Option
Check RF
Level2 SPEC
and remove,
short directly




D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	82 of 149


D										D
C										C
B										B
A										A






		Quanta Computer Inc. PROJECT : ZGN		
Size A	Document Number LTE DB			Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	83	of 149

D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	84 of 149


D										D
C										C
B										B
A										A

		Quanta Computer Inc. PROJECT : ZGN		
Size A	Document Number LTE DB			Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	85	of 149



SMBUS	
SM Bus 0	Battery/GPU
SM Bus 1	Debug Card/ PD/ Thermal Sensor (Local:CPU;Remote Panel)
SM Bus 2	N/A
SM Bus 3	U3 Re-driver1/ U3 Re-driver2/ LED Driver/ Ambient Light Sensor/ Thermal Sensor (Local:GPU;Remote DDR5)


Reserve switch for test (MP remove)



Reserve switch for test (MP remove)

recomand use same as SW2 shortage problem

Reset SW (FSW)




RESET SW


Trditional keyboard

No D5/D5 offical Keyboard SPEC

87





Turbo Key




USB Keyboard


No USB Keyboard SPEC Follow XC90




4-Zone RGB (PT300)




Single Color (D5/D7)



Rear Side Light Bar




Logo LED




Quanta Computer Inc.
PROJECT : ZGN

Size	Document Number	Rev
Custom	TP/KB/Light Bar	A1A
Date:	Wednesday, February 15, 2023	Sheet 87 of 149

B2




(12)




Pin configuration diagram for the CNET1 51653-080N-001 component. The component is shown as a blue rectangular package with pins numbered 1 through 9 on the left side. Pin 1 is connected to +TPVDD. Pin 2 is connected to TPCLK. Pin 3 is connected to TPDATA. Pin 4 is connected to I2C_TP_SDA_C. Pin 5 is connected to I2C_TP_SCL_C. Pin 6 is connected to TP_INTF_C. Pin 7 is connected to TPD_EN. Pin 8 is connected to ground. Pin 9 is connected to ground. The component is labeled CNET1 51653-080N-001.


[86]




LED Driver [ene6K5130]




Sensor (D5/D7)



G-sensor (M/B) E-Zel SKU remove on board G-sensor (Need change to BMI260 14 pin)




G-sensor Mode indicate




Ambient light sensor


AML I2C (Default to EC for KB backlight control)




CPU FAN (THM)




GPU FAN (THM)



Vram and GPU Thermal Sensor
Local Vram and GPU Thermal Sensor




CPU PWR Thermal Sensor
Local CPU PWR Thermal Sensor



Coin Battery Charging

PT300 non chargeable type



D

D

C


C

B

B

A

A




Quanta Computer Inc.




PROJECT : ZGN

Size A	Document Number LTE DB	Rev A1A
Date:	Wednesday, February 15, 2023	Sheet 94 of 149


D						D
C						C
B						B
A						A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size	Document Number		Rev
A	DB1 :SD Card+UIF		A1A
Date:	Wednesday, February 15, 2023	Sheet	96 of 149


確認3D Display是不是只有留一組 USB 就好？



D										D
C										C
B										B
A										A

		Quanta Computer Inc. PROJECT : ZGN		
Size A	Document Number LTE DB			Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	98	of 149

D						D
C						C
B						B
A						A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size	Document Number		Rev
A	LTE DB		A1A
Date:	Wednesday, February 15, 2023	Sheet	99 of 149

100



Quanta Computer Inc.


PROJECT : ZGN

Size A	Document Number LTE DB	Rev A1A
Date:	Wednesday, February 15, 2023	Sheet 100 of 149

EMC CAPS

101

PLACE <4MM FROM SOC VDDQ, WITH EACH PAIR <12MM APART



Quanta Computer Inc.
PROJECT : ZGN

Size A	Document Number LTE DB	Rev A1A
Date: Wednesday, February 15, 2023	Sheet 101 of 149	

D

D

C

C

B

B

A

A




Quanta Computer Inc.

PROJECT : ZGN

Size A	Document Number LTE DB	Rev A1A
Date:	Wednesday, February 15, 2023	Sheet 102 of 149

D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	103 of 149

D

D

C


C

B


B







A

A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size A	Document Number LTE DB		Rev A1A
Date:	Wednesday, February 15, 2023	Sheet	104 of 149

D										D
C										C
B										B
A										A

		Quanta Computer Inc.	
		PROJECT : ZGN	
Size	Document Number		Rev
A	LTE DB		A1A
Date:	Wednesday, February 15, 2023	Sheet	105 of 149





Dead Battery

111

+VAC_IN	(106,112)
TYPEC1_USB0	(75,76,106)
3V_LDO	(16,106,113)
+3V_LDO_EC	(86,106,113)
+3VPCU	(11,13,45,68,75,81,88,106,112,113,123)
+5VPCU	(68,75,79,81,93,113,145)



For EC







+VIN
 +5VPCU
 +3VPCU
 SYS_SHDN#
 3V_LDO



(16,45,112,114,123,126,127,131,142,143,145,146,147)
 (68,75,79,81,93,145)
 (11,13,45,68,75,81,86,106,111,112,123)
 (2,86,123)
 (16,106,111)











- (1) Need fine tune for thermal protect point
- (2) Note placement position
TEMP=95.5C







		Quanta Computer Inc.	
		PROJECT : Helios (ZGRC)	
Size	Document Number		Rev
	+VNN_EXT & +1.05V_EXT (SYV659LQWC)		A1A
Date:	Wednesday, February 15, 2023		Sheet 1 of 149







	A	B	C	D	E	F	G	H
NCP30112MNTWG	NC	ST09F	NC	NC	NC	ST09F	ST09F	NC
A05179	ST09F	NC	ST09F	ST09F	ST09F	NC	NC	ST09F



AOZ5279:
R1=2k Ohm, R2=1k Ohm, C1=33pF.





76



		GEN1				GEN2			
		AL045492000		AL005650002		AL045495000			
	Location	status	value	p/n	value	p/n	status	p/n	
pin3	PR8328	stuff	665 ohm	CS16657PB04	499 ohm	CS149927B24	un stuff		
	PC8186	stuff	1000pF	CH21006K816			un stuff		
	PR8332	stuff	75k ohm	CS37501PE00			stuff	0 ohm CS00001JE18	
pin6	PR8330	stuff	665 ohm	CS16657PB04	499 ohm	CS149927B24	un stuff		
	PC8183	stuff	1000 pF	CH21006K816			un stuff		
	PR8336	stuff	75k ohm	CS37501PE00			stuff	0 ohm CS00001JE18	
pin32	PC8188	stuff	0.015uF	CH3154K1B00	475 ohm	CS14751PE00	un stuff		
	PR8356	stuff	654 ohm	CS16451PE01			un stuff		
pin7	PC8189	stuff	0.015uF	CH3154K1B00			un stuff		
	PR8357	stuff	654 ohm	CS16451PE01	475 ohm	CS14751PE00	stuff	0 ohm CS00001JE18	
pin8	PR8388	un stuff	0 ohm	CS00001JE18			0 ohm	CS00001JE18	
pin18	PR8386	un stuff	0 ohm	CS00001JE18			0 ohm	CS00001JE18	
pin21	PR8389	stuff	10k ohm	CS31001PE14			stuff	10k ohm CS31001PE14	
	PR8391	un stuff	10k ohm	CS31001PE14					
pin9	PR8390	stuff	0 ohm	CS00001JE18					
	PR8385	un stuff	10k ohm	CS31001PE14			un stuff		
pin22 23 24	PC8198	stuff	0.015uF	CH3154K1B00			un stuff		
	PR10422	stuff	0 ohm	CS00001JE18			un stuff		
	PR10421	un stuff	0 ohm	CS00001JE18			stuff	0 ohm CS00001JE18	
	PR10424	un stuff	0 ohm	CS00001JE18			stuff	0 ohm CS00001JE18	
	PR10437	stuff	10k ohm	CS31001PE14					
	PR10423	stuff	0 ohm	CS00001JE18			un stuff		
	PC8197	stuff	1000pF	CH21006K816					
	PC10413	stuff	1000pF	CH21006K816			stuff		
	PR10438	un stuff	0 ohm	CS00001JE18			stuff	0 ohm CS00001JE18	
	PR10425	stuff	365k ohm	CS43651PE01			un stuff		
	PR10436	stuff	681k ohm	CS46811PE01			stuff		
	pin1 5	PR10435	stuff	257k ohm	CS42577PB07	316k	CS431627B00	stuff	31.6k ohm CS33161PE00
PC8187		stuff	0.1uF	CH4106K9B01			stuff	0.1uF CH4106K9B01	
PR10641		stuff	49.9 ohm	CS04991PE00			stuff	0 ohm CS00001JE18	
PR8340		stuff	0 ohm	CS00001JE18			stuff	0 ohm CS00001JE18	
PR8338		stuff	49.9 ohm	CS04991PE00			stuff	0 ohm CS00001JE18	
pin1 2	PC8182	stuff	680pF	CH16806KB17			stuff		
	PR8335	stuff	0 ohm	CS00001JE18			stuff	0 ohm CS00001JE18	
	PR8329	stuff	100 ohm	CS11001PE00			stuff	0 ohm CS00001JE18	
pin10	PC8192	un stuff							
	PR10439	un stuff							
pin17	PC8194	un stuff							
	PR10440	un stuff							
pin29	PR8370	stuff	0 ohm	CS00001JE18					
pin28	PR8375	stuff	10k ohm	CS31001PE14					
	PR8376	stuff	10k ohm	CS31001PE14					
pin25	PR8379	un stuff	30.1k ohm	CS33011PE00					
	PR8382	stuff	10k ohm	CS31001PE14					
pin26	PR8383	stuff	10k ohm	CS31001PE14					
	PR8388	un stuff	0 ohm	CS00001JE18			stuff	0 ohm CS00001JE18	
pin8	PR8360	stuff	10k ohm	CS31001PE14			stuff	10k ohm CS31001PE14	
	PR10463	stuff	49.9k ohm	CS34991PE02					
	PR10644	stuff	90.9k ohm	CS39092PB11					
	PR040	stuff	0 ohm	CS00001JE18			un stuff	0 ohm CS00001JE18	
	PR8359	stuff	0 ohm	CS00001JE18					
pin20	PR8358	stuff	0 ohm	CS00001JE18					
pin12 13 15 16	PR8341	stuff	0 ohm	CS00001JE18					
	PR10420	un stuff	0 ohm	CS00001JE18			stuff	0 ohm CS00001JE18	
	PR10719	un stuff	0 ohm	CS00001JE18	stuff	CS00001JE18			
	pin27	PC8185	stuff	1uF	CH5101K9B01			stuff	1uF CH5101K9B01
	pin11 14	PR8331	stuff	0 ohm	CS00001JE18			un stuff	0 ohm CS00001JE18
PR8344		un stuff	0 ohm	CS00001JE18			stuff	0 ohm CS00001JE18	

PU7012	Status
GB5(GN18-S5-B-KA/KB)	Stuff
GB5B(GN20-P0/P1)	Un-stuff

Operation Mode	Recommended V_{PSI}
Full-Phase CCM	1.8V
Full-Phase DCM	1.2V
Single-Phase CCM	0.6V
Single-Phase DCM	GND






```
FBVDDQ_MEM
EDP-Continuous:52A
EDP-Peak:73A
OCP:95A
```


	Ra	Ce	Re	Rh	Rf	Cf	Ri
RT8816BGQW AL008916002	stuff	1uF	NC	NC	NC	NC	STUFF 712K_1% for SOA OK
UP1666QKF AL01666000	NC	1uF	STUFF	STUFF	STUFF C54100LF08 100K_1%_2	STUFF C1210AG9E01 1000p/25V_2	NC

+3VPCU (11,13,45,68,75,81,88,106,111,112,113,123)
 +1.8V_AON (25,30,31,32,35,38,39,40,41,45,47,126,130)
 +5VPCU (68,75,79,81,93,113,145)
 +VIN (16,45,112,113,114,123,126,127,142,143,145,146,147)

+3V_S5
 +3V (87,89,90,113,114,126,127,130,141,142,143,145)
 +3V (2,9,10,11,12,17,21,32,44,45,47,53,55,61,64,68,72,73,86,87,88,89,91,93,97,113,123,130,141,143)







Core rail
TDC=135A
Iccmax=218A
DC_LL =1.7m ohm
OCP(min)=250A

VID1	VID0	O/P
0	0	0V
0	1	1.1V
1	0	1.65V
1	1	1.8V

Default

2021/10/22
FOR AON36354 274K OCP~45A
OCP~45A@LMOS=3.5m

(16,45,112,113,114,123,126,127,131,142,145,146,147)
(5,7)

(87,89,90,113,114,126,127,130,131,141,142,145)
(2,10,13,15,16,19,20,45,61,68,73,75,86,87,88,89,90,91,113,114,123,126,129,131,141,145,147)
(2,9,10,11,12,17,21,32,44,45,47,53,55,61,64,68,72,73,86,87,88,89,91,93,97,113,123,130,131,141)

VAUX total BOM with EE:
a. 1pcs 330uF/6m
b. 18pcs 22uF/0603 MLCC includ EE side
c. Reserve 4pcs 22uF/6.3V MLCC

RPL-HX (55W) Performance 1 Φ




+VCCIN AUX
IPL2: 24A
ICCMAX: 40A
OCP: 55A
L/L=-2.0mV/A




Quanta Computer Inc.

PROJECT :


Size	Document Number	Rev
	VCCIN_AUX IC (RT6543AGQW)	A1A
Date:	Wednesday, February 15, 2023	Sheet 143 of 149





FAN POWER (SYV269CQFC)

(87,89,90,113,114,126,130,131,141,142,143,145)
(16,45,112,113,114,123,126,127,131,142,143,145,146)



Power Tree Table

